Signetics

7496, LS96 Shift Registers

5-Bit Shift Register Product Specification

Logic Products

FEATURES

- 5-bit parallel-to-serial or serial-toparallel converter
- Asynchronous ones transfer preset entry
- Buffered positive-triggered clock
- Buffered active LOW Clear (Master Reset)

DESCRIPTION

The '96 is a 5-bit shift register with both serial and parallel (ones transfer) data entry. Since the '96 has the output of each stage available as well as a D-type serial input and ones transfer inputs on each stage, it can be used in 5-bit serial-to-parallel, serial-to-serial and some parallel-to-serial data operations.

The '96 is five master/slave flip-flops connected to perform right shift. The flip-flops change state on the LOW-to-HIGH transition of the clock. The Serial (S) input is edge-triggered and must be stable only one set-up time before the LOW-to-HIGH clock transition.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7496	25ns	48mA
74LS96	25ns	12mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N7496N, N74LS96N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Mamual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
Preset enable	Inputs	5ul	5LSul
All other	Inputs	1ul	1LSul
Q	Outputs	10ul	10LSul


NOTE:

A 74 unit load (uI) is understood to be $40\mu A$ I $_{IH}$ and -1.6mA I $_{IL}$, and a 74LS unit load (LSuI) is $20\mu A$ I $_{IH}$ and -0.4mA I $_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



7496, LS96

LOGIC DIAGRAM




Each flip-flop has asynchronous set inputs, allowing them to be independently set HIGH. The set inputs are controlled by a common active HIGH Preset Enable (PE) input. The PE input is not buffered, and care must be taken not to overload the driving element. When the PE is HIGH, a HIGH on the Preset (A-E) inputs will set the associated flip-flops HIGH. A LOW on the A - E inputs will cause "no change" in the appropriate flip-flops.

The asynchronous active LOW Clear (MR) is buffered. When LOW, the MR overrides the clock and clears the register if the PE is not active. The Preset inputs override the MR, forcing the flip-flops HIGH if both are activated simultaneously. However, for predictable operation, both signals should not be deactivated simultaneously.

FUNCTION TABLE

										OUTPUT!	3		
Meeter Decet	Broost Enable			rese	et				_				
	Preset Ellable	Α	В	С	D	Е	Clock	Serial	QA	QB	QC	QD	QE
Ļ	L	Х	Х	Х	X	Х	Х	Х	L	L	1		
L	X	L	L	L	L	L	Х	X	l ī	ī	ĩ	ī	ī
Н	Н	H	Н	Н	Н	H I	Х	X	l Ā	Ĥ	н		ū
Н	H	L	L	L	L	L	È	l û	Q _{A0}	Q _{B0}		0	0-
Н	Н	н	L	Н	Ĺ	ĤΙ	ī	l û	H		Q _{C0}	Qω	Q _{E0}
Н	l L	X	x	X	x	·ΧΙ	ī	Ç		Q _{B0}		Q_{D0}	Н
Н	l Ē	X	X	X	Ŷ	Ŷ	Ť	lβ	Q _{A0}	Q _{B0}	Q_{C0}	Q_{D0}	QEO
Н	l Ē i	x	x	Ŷ	Ŷ	- x	Ť	' ''	1 7	Q _{An} Q _{An}	Q _{Bn} Q _{Bn}	Q _{Cn} Q _{Cn}	Q _{Dn} Q _{Dn}

⁼ HIGH voltage level, (steady state) - LOW voltage level (steady state)



⁼ Irrelevant (any input, including transitions) = Transition from LOW-to-HIGH level

Q_{A0}, Q_{B0}, etc = The level of Q_A, Q_B, etc, respectively before the indicated steady-state input conditions were established. Q_{An}, Q_{Bn}, etc = The level of Q_A, Q_B, etc, respectively before the most recent 1 transition of the clock.

7496, LS96

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	٧
l _{IN}	Input current	-30 to +5	-30 to +1	mA
Vout	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
T _A	Operating free-air temperature range	0 to	70	°C

RECOMMENDED OPERATING CONDITIONS

			74			74LS		
	PARAMETER	Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			٧
V _{IL}	LOW-level input voltage			+0.8			+0.8	٧
lik	Input clamp current			-12			-18	mA
Іон	HIGH-level output current			-400			-400	μΑ
loL	LOW-level output current			16			8	mA
TA	Operating free-air temperature	0		70	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			1			7496				UNIT	
PARAMETER		TEST CONDITIONS1			Min	Typ ²	Max	Min	Typ ²	Max	UNII
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IL} = MAX, I			2.4	3.4		2.7	3.4		٧
		V _{CC} = MIN,	I _{OL} = MAX			0.2	0.4		0.35	0.5	>
V _{OL} LOW-level output voltage	$V_{IH} = MIN$	I _{OL} = 4mA (74LS)						0.25	0.4	>	
V _{IK}	Input clamp voltage	V _{CC} = MIN,	$V_{CC} = MIN, I_1 = I_{iK}$				-1.5			-1.5	٧
			V _I = 5.5V				1.0				m/
l _i	Input current at maximum	V _{CC} = MAX	V ₁ = 7.0V	PE inputs						0.5	m/
-1	input voltage		V ₁ = 7.0V	Other inputs						0.1	m/
			V _I = 2.4V	PE inputs			200		l		μ
				Other inputs			40				μ
1 _{iH}	HIGH-level input current	V _{CC} = MAX	V 0.7V	PE inputs						100	μ
			V _I = 2.7V	Other inputs						20	μ/
			V = 0.4V	PE inputs			-8			-2	m/
I _{IL}	LOW-level input current V _{CC} = MAX		V _I = 0.4V Other in	Other inputs			-1.6			-0.4	m/
los	Short-circuit output current ³	V _{CC} = MAX	V _{CC} = MAX		-18		-57	-20		-100	m
lcc	Supply current ⁴ (total)	V _{CC} = MAX	V _{CC} = MAX			48	79	l	12	20	m

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. Ios is tested with Vout = + 0.5V and Voc = MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. Measure ICC with Clear grounded and all other inputs and outputs open.

7496, LS96

AC ELECTRICAL CHARACTERISTICS $T_A = 25 ^{\circ}\text{C}, \ V_{\text{CC}} = 5.0 \text{V}$

			74		7-		
PARAMETER		TEST CONDITIONS	C _L = 15pF	, $R_L = 400\Omega$	C _L = 15pF	UNIT	
			Min	Max	Min Max		
f _{MAX}	Maximum clock frequency	Waveform 1	10		25	 	MHz
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 1		40 40		40 40	ns
t _{PLH}	Propagation delay Preset or preset enable to output	Waveform 2		35		35	ns
t _{PHL}	Propagation delay MR to output	Waveform 2		55		55	ns


NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V


	PARAMETER	TEST CONDITIONS	7	74		74LS	
		TEST CONDITIONS	Min	Max	Min	Max	UNIT
t _W (L)	Clock pulse width, LOW	Waveform 1	35		20		ns
t _W (L)	MR pulse width, LOW	Waveform 2	30	ļ	30		ns
t _W (H)	Preset or preset enable pulse width, HIGH	Waveform 2	30		30		ns
ts	Set-up time, S to CP	Waveform 3	30		30		ns
t _h	Hold time, S to CP	Waveform 3	0		0		ns


AC WAVEFORMS



7496, LS96

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Input Pulse Definition

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

- R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.
- D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

	INPUT PULSE REQUIREMENTS									
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	tTHL					
74	3.0V	1MHz	500ns	7ns	7ns					
74LS	3.0V	1MHz	500ns	15ns	6ns					
74S	3.0V	1MHz	500ns	2.5ns	2.5ns					