

COS/MOS INTEGRATED CIRCUITS

4014B

HCC/HCF 4014B
HCC/HCF 4021B

PRELIMINARY DATA

8-STAGE STATIC SHIFT REGISTERS:

4014B-SYNCHRONOUS PARALLEL OR SERIAL INPUT/SERIAL OUTPUT

4021B-ASYNCHRONOUS PARALLEL INPUT OR SYNCHRONOUS SERIAL INPUT/SERIAL OUTPUT

- MEDIUM-SPEED OPERATION-12 MHz (TYP.) CLOCK RATE AT $V_{DD}-V_{SS}=10V$
- FULLY STATIC OPERATION
- 8 MASTER-SLAVE FLIP-FLOPS PLUS OUTPUT BUFFERING AND CONTROL GATING
- QUIESCENT CURRENT SPECIFIED TO 20V FOR HCC DEVICE
- 5V, 10V AND 15V PARAMETRIC RATINGS
- INPUT CURRENT OF 100 nA AT 18V AND 25°C FOR HCC DEVICE
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC TENTATIVE STANDARD No. 13A, "STANDARD SPECIFICATIONS FOR DESCRIPTION OF "B" SERIES CMOS DEVICES"

The **HCC 4014B**, **HCC 4021B** (extended temperature range) and the **HCF 4014B**, **HCF 4021B** (intermediate temperature range) are monolithic integrated circuits, available in 16-lead dual in-line plastic or ceramic package and ceramic flat package. The **HCC/HCF 4014B** and **HCC/HCF 4021B** series types are 8-stage parallel-or serial-input/serial-output registers having common **CLOCK** and **PARALLEL/SERIAL CONTROL** inputs, a single **SERIAL** data input, and individual parallel "JAM" inputs to each register stage. Each register stage is a D type, master-slave flip-flop in addition to an output from stage 8, "Q" outputs are also available from stages 6 and 7. Parallel as well as serial entry is made into the register synchronously with the positive clock line transition in the **HCC/HCF 4014B**. In the **HCC/HCF 4021B** serial entry is synchronous with the clock but parallel entry is asynchronous. In both types, entry is controlled by the **PARALLEL/SERIAL CONTROL** input. When the **PARALLEL/SERIAL CONTROL** input is low, data is serially shifted into the 8-stage register synchronously with the positive transition of the clock line. When the **PARALLEL/SERIAL CONTROL** input is high, data is jammed into the 8-stage register via the parallel input lines and synchronous with the positive transition of the clock line. In the **HCC/HCF 4021B**, the **CLOCK** input of the internal stage is "forced" when asynchronous parallel entry is made. Register expansion using multiple package is permitted.

ABSOLUTE MAXIMUM RATINGS

V_{DD}^*	Supply voltage: HCC types HCF types	-0.5 to 20 -0.5 to 18	V V
V_i	Input voltage	-0.5 to $V_{DD} + 0.5$	V
I_i	DC input current (any one input)	± 10	mA
P_{tot}	Total power dissipation (per package)	200	mW
	Dissipation per output transistor for T_{op} = full package-temperature range	100	mW
T_{op}	Operating temperature: HCC types HCF types	-55 to 125 -40 to 85	°C °C
T_{stg}	Storage temperature	-65 to 150	°C

* All voltage values are referred to V_{SS} pin voltage


ORDERING NUMBERS:

HCC 4XXX BD for dual in-line ceramic package
HCC 4XXX BF for dual in-line ceramic package, frit seal
HCC 4XXX BK for ceramic flat package
HCF 4XXX BE for dual in-line plastic package
HCF 4XXX BF for dual in-line ceramic package, frit seal


HCC/HCF 4014B **HCC/HCF 4021B**

MECHANICAL DATA (dimensions in mm)


**Dual in-line ceramic package
for HCC 4XXX BD**




**Dual in-line ceramic package
for HCC/HCF 4XXX BF**




**Dual in-line plastic package
for HCF 4XXX BE**




**Ceramic flat package for
HCC 4XXX BK**




**Plastic micropackage for
HCF 4XXX BM**



CONNECTION DIAGRAM



FUNCTIONAL DIAGRAM




RECOMMENDED OPERATING CONDITIONS


V_{DD}	Supply voltage: HCC types HCF types	3 to 18 3 to 15	V V
V_I	Input voltage	0 to V_{DD}	V
T_{op}	Operating temperature: HCC types HCF types	-55 to 125 -40 to 85	°C °C

LOGIC DIAGRAMS

For 4014B



For 4021B



HCC/HCF 4014B HCC/HCF 4021B

TRUTH TABLES

For 4014B

CL	Serial Input	Parallel/Serial Control	PI-1	PI-n	Q ₁ (Internal)	Q _n
	X	1	0	0	0	0
	X	1	1	0	1	0
	X	1	0	1	0	1
	X	1	1	1	1	1
	0	0	X	X	0	Q _{n-1}
	1	0	X	X	1	Q _{n-1}
	X	X	X	X	Q ₁	Q _n

X = DON'T CARE CASE
NC = NO CHANGE


For 4021B

CL	Serial Input	Parallel/Serial Control	PI-1	PI-n	Q ₁ (Internal)	Q _n
X	X	1	0	0	0	0
X	X	1	0	1	0	1
X	X	1	1	0	1	0
X	X	1	1	1	1	1
	0	0	X	X	0	Q _{n-1}
	1	0	X	X	1	Q _{n-1}
	X	0	X	X	Q ₁	Q _n


X = DON'T CARE CASE
NC = NO CHANGE

TEST CIRCUITS


Quiescent device current




Noise immunity



Input leakage current



Dynamic power dissipation



Parameter			Test conditions				Values						Unit	
			V _I (V)	V _O (V)	I _O (μ A)	V _{DD} (V)	T _{Low} *		25°C			T _{High} *		
							Min.	Max.	Min.	Typ.	Max.	Min.	Max.	
I _L	Quiescent current	HCC types 4	0/ 5			5		5		0.04	5		150	μ A
			0/10			10		10		0.04	10		300	
			0/15			15		20		0.04	20		600	
			0/20			20		100		0.08	100		3000	
	HCF types	3	0/ 5			5		20		0.04	20		150	
			0/10			10		40		0.04	40		300	
			0/15			15		80		0.04	80		600	
V _{OH}	Output high voltage	3	0/ 5		< 1	5	4.95		4.95			4.95		V
			0/10		< 1	10	9.95		9.95			9.95		
			0/15		< 1	15	14.95		14.95			14.95		
V _{OL}	Output low voltage	3	5/0		< 1	5		0.05			0.05		0.05	V
			10/0		< 1	10		0.05			0.05		0.05	
			15/0		< 1	15		0.05			0.05		0.05	
V _{IH}	Input high voltage	3		0.5/4.5	< 1	5	3.5		3.5			3.5		V
				1/9	< 1	10	7		7			7		
				1.5/13.5	< 1	15	11		11			11		
V _{IL}	Input low voltage	3		4.5/0.5	< 1	5		1.5			1.5		1.5	V
				9/1	< 1	10		3			3		3	
				13.5/1.5	< 1	15		4			4		4	
I _{OH}	Output drive current	HCC types 4	0/ 5	2.5		5	-2		-1.6	-3.2		-1.15		mA
			0/ 5	4.6		5	-0.64		-0.51	-1		-0.36		
			0/10	9.5		10	-1.6		-1.3	-2.6		-0.9		
			0/15	13.5		15	-4.2		-3.4	-6.8		-2.4		
	HCF types	4	0/ 5	2.5		5	-1.53		-1.36	-3.2		-1.1		
			0/ 5	4.6		5	-0.52		-0.44	-1		-0.36		
			0/10	9.5		10	-1.3		-1.1	-2.6		-0.9		
			0/15	13.5		15	-3.6		-3.0	-6.8		-2.4		
I _{OL}	Output sink current	HCC types 3	0/ 5	0.4		5	0.64		0.51	1		0.36		mA
			0/10	0.5		10	1.6		1.3	2.6		0.9		
			0/15	1.5		15	4.2		3.4	6.8		2.4		
	HCF types	3	0/ 5	0.4		5	0.52		0.44	1		0.36		

The Noise Margin for both "1" and "0" level is:


- 1V min. with $V_{DD} = 5V$
- 2V min. with $V_{DD} = 10V$
- 2.5V min. with $V_{DD} = 15V$

DYNAMIC ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}\text{C}$, $C_L = 50 \text{ pF}$, $R_L = 200 \text{ k}\Omega$, typical temperature coefficient for all $V_{DD} = 0.3\%/^{\circ}\text{C}$ values, all input rise and fall time = 20 ns)


Parameter	Test conditions	Values			Unit	
		V _{DD} (V)	Min.	Typ.		Max.
CLOCKED OPERATION						
t _{PLH} , t _{PHL} Propagation delay time		5		160	320	ns
		10		80	160	
		15		60	120	
t _{THL} , t _{TLH} Transition time		5		100	200	ns
		10		50	100	
		15		40	80	
f _{CL} * Maximum clock input frequency		5	3	6		MHz
		10	6	12		
		15	8.5	17		
t _w Clock pulse width		5	180	90		ns
		10	80	40		
		15	50	25		
t _r , t _f Clock input rise or fall time		5			15	μs
		10			15	
		15			15	
t _{setup} Setup time, serial input (ref. to CL)		5	120	60		ns
		10	80	40		
		15	60	30		
t _{setup} Setup time, parallel inputs (4014B) (ref. to CL)		5	80	40		ns
		10	50	25		
		15	40	20		
t _{setup} Setup time, parallel inputs (4021B) (ref. to CL)		5	50	25		ns
		10	30	15		
		15	20	10		
t _{setup} Setup time, parallel/serial control (4014B) (ref. to CL)		5	180	90		ns
		10	80	40		
		15	60	30		
t _{hold} Hold time, serial in, parallel in, parallel/serial control		5	0			ns
		10	0			
		15	0			
t _{WH} P/S Pulse width (4021B)		5	160	80		ns
		10	80	40		
		15	50	25		
t _{rem} P/S Removal, time (4021B) (ref. to CL)		5	280	140		ns
		10	140	70		
		15	100	50		

* If more than one unit is cascaded t_{rCL} should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.


Typical output low (sink) current characteristics




Minimum output low (sink) current characteristics




Typical output high (source) current characteristics




Minimum output high (source) current characteristics



Typical transition time vs. load capacitance



Typical propagation delay time vs. load capacitance



Typical dynamic power dissipating vs. clock input frequency

